Simulators are the most popular and useful tool to study computer architecture and examine new ideas. However, modern simulators have become prohibitively complex (e.g., 200K+ lines of code) to fully understand and utilize. Users therefore end up analyzing and modifying only the modules of interest (e.g., branch predictor, register file) when performing simulations. Unfortunately, hidden details and inter-module interactions of simulators create discrepancies between the expected and actual module behaviors. Consequently, the effect of modifying the target module may be amplified or masked and the users get inaccurate insights from expensive simulations.
The contributions of this article are as follows:
-Critical problem. We show that simulators' hidden modeling details and inter-module interactions incur significant performance discrepancies, which must be handled for healthy simulations. -Highly practical method. DiagSim is generic and therefore can be applied to various simulators. Also, the current implementation (x86 ISA assembly-based microbenchmarks) allows one to quickly diagnose various x86 simulators with negligible overhead. -Realistic validation. DiagSim successfully detects and handles large performance discrepancies in three widely used open source simulators. -Open source software. DiagSim is open source software (https://hpcs.snu.ac.kr/ DiagSim/), which encourages users to share their own diagnosis ideas.
The rest of the article is organized as follows. Section 2 introduces the existing methods as well as their limitations to motivate DiagSim. We introduce the key ideas of DiagSim in Section 3 and elaborate the details in Section 4. The evaluation and discussion are provided in Section 5 and Section 6. We discuss the related work in Section 7 and conclude the article in Section 8.
BACKGROUND AND MOTIVATION
In this section, we show the need for a systematic method to diagnose simulators. We also introduce the existing simulator diagnosis methods and discuss their limitations to motivate DiagSim.
Need For an Efficient Simulator Diagnosis Method
Simulators have been the first choice for computer architecture study and exploration, for they accurately model detailed behaviors to derive accurate results. As computer architecture has evolved over time, the simulators have been accordingly augmented to account for the changes. As a result, modern simulators have become an extremely complex piece of software. Figure 2 shows the lines of code (LOC) for popular open source simulators over time. The 200K+ LOC strongly discourage the users from understanding the details before utilizing the simulators. Fig. 3 . Performance impact of L1 data cache prefetcher on gem5 simulator, for various architectural settings. The apparently independent parameters (i.e., register count and operation latency) affect the performance benefits. Note that we show only the sensitive workloads and parameters.
Furthermore, as the volume of the code grows, the users should put constant effort to track the changes even if they manage to understand the simulators.
To avoid such excessive overheads, the majority of simulator users inspect and modify only the modules of interest (i.e., target modules). Often, simulators have a modular design and carry documentations and example configuration files, to let the users easily modify and utilize simulators without fully understanding the underlying details.
However, such a practice eventually leads the users to ignore the non-target modules which can be critical in forming the comprehensive performance of a design. Figure 3 illustrates such an example. On gem5 simulator, we introduce an L1 data cache prefetcher and measure its performance impact. We change the architectural parameters of the non-target modules (i.e., modules other than L1 data cache) to check if they have an effect on the performance benefits of the prefetcher. For L2 cache latency, an experienced architect may expect performance effects because L1 cache's latency overlapping behaviors would change upon L2 cache latency changes. Surprisingly, the results show that even seemingly independent modules can also have performance impacts which are significant enough to affect design decisions (e.g., whether to introduce the prefetcher). It also indicates that a mismatch in the behavior of non-interesting modules can easily hamper the decisions from simulations. As an instance, if the effective number of FP registers is smaller than expected, we would overestimate the benefit of prefetchers for certain workloads (e.g., 482).
We therefore need an efficient diagnosis methodology to thoroughly check whether all simulator modules (i.e., not just the target modules) match the expected behaviors. The diagnosis would facilitate healthy simulations which provide accurate and meaningful insights.
Limitations of the Existing Simulator Diagnosis Methods
Many existing studies attempt to validate or test microarchitecture module behaviors and parameters; therefore, they can be considered as a simulator diagnosis. This section illustrates them and discusses the limitations to motivate DiagSim. [9, 11] are early studies to validate a given microarchitecture. Based on the given architecture design, they define the fault model (i.e., what may go wrong) and check if the simulator passes the tests. A test passes if the pipeline shows the exact expected behavior. While the approaches allow us to validate simulator behaviors without investigating the details, it is less general in that the tests are bound to a specific hardware platform and design. DiagSim instead categorizes the modules into few types and provides generic methodologies to diagnose each type. In addition, the tests proposed in [9, 11] only tell whether the simulator passes or fails. Our diagnosis instead detects the effective module parameters to further help the users to adjust the behaviors if necessary. Lastly, the studies assume the independence between the modules, which is unrealistic. DiagSim tracks the inter-module interactions and alerts if they can be the root cause of discrepancies. Another group of studies [14, 19] provides assembly-based microarchitecture performance benchmarks. The benchmarks test (1) the latency and throughput of known instructions and (2) the performance against various instruction patterns. First, the instruction latency and throughput benchmarks repeat a single instruction to measure the performance, but do not elaborate why such a performance is obtained. For example, we would not know which resources (e.g., register file, execution port) contribute to the performance and become the bottleneck. As DiagSim identifies individual resource parameters (e.g., register file size, execution width), it can better explain how each factor contributes to the performance. Second, the pattern benchmarks they provide can be used to reverse-engineer module behaviors and parameters. However, they do not consider inter-module interactions and cannot explain why certain results appear. Our method tracks the interactions to solve this issue. To summarize, these benchmarks are better suited for evaluating the effective design performance, to inform compiler designers, assembly coders, and application optimizers of the performance characteristics.
We further discuss the other testing and validation methods in Section 7.
DESIGN GOALS AND KEY IDEAS
In this section, we describe the design goals of DiagSim and the key ideas to achieve the goals.
Design Goals
Based on the analysis from Section 2, we aim to propose an efficient, generic, and systematic diagnosis for simulators, to identify hidden modeling details and inter-module interactions. The following paragraphs explain why such properties are necessary. We summarize the functional requirements as well.
Efficient. First and foremost, diagnosis must be efficient. Since the main purpose of diagnosis is to avoid the large overhead of manually investigating simulators, the diagnosis process must maintain small overhead.
Generic. The diagnosis must be generic to cover various designs and modules with negligible overhead. This also relates to the efficiency; if the diagnoses are difficult to maintain and apply, we lose our key motivation. In this article, we aim to cover any out-of-order superscalar systems.
Systematic. The diagnosis must be systematic to correctly validate and analyze the module behaviors. We already illustrated such an importance in Section 2.1. Functional requirements. The diagnosis must be able to check if a target module behaves as expected. Upon finding any discrepancies, it should identify hidden modeling details or interactions which may have caused the discrepancies. It should suggest how to fix the target module or the interacting modules to eliminate the discrepancies if possible. If the fix incurs nontrivial overhead (e.g., restructuring the simulator), it should explain which modules are the root causes of the discrepancies to inform the users of the caveats.
Key Ideas
We now describe the key ideas of DiagSim to achieve the design goals.
Category-based diagnosis generation. As simulators consist of many modules and parameters, designing individual diagnoses for each module and parameter requires significant efforts. To minimize the overhead of developing and maintaining diagnosis, we propose a category-based diagnosis generation ( Figure 4 ). Specifically, we find that a group of modules and parameters can be validated using similar diagnosis ideas. Leveraging these characteristics, we classify the simulator modules and parameters into five categories-Buffer Type I & II, Latency, Width, and Behavior-and propose a generic diagnosis idea for each category to facilitate expanding the diagnoses. The classification is very straightforward. For instance, the Latency category includes various operation latencies (e.g., integer/FP arithmetic, cache access). The generic diagnosis idea of the Latency category is to form a chain of instructions whose latency is be diagnosed. From such generic ideas, we can easily make diagnoses for parameters in the category. Section 4 provides the details of per-category diagnosis ideas and Section 6 discusses how we effectively reduce the diagnoses implementation effort. In this work, we focus on the modules and parameters which have a large impact on constructing the overall performance (i.e., high performance criticality). As a module/parameter with higher criticality would introduce more performance deviations if it fails to match the expected behavior, it is crucial to ensure the correctness of these parameters. To measure the criticality, we change the parameters (i.e., sweep from half to 4× the default value) and observe how much the performance changes. Figure 5 lists the top critical parameters for the three simulators. Note that the simulators show different sensitivity to the parameters but the list of critical parameters is similar across the simulators. This is mainly because the simulators are configured to have similar microarchitectural baselines. The analysis result indicates that focusing on these (common) performance-critical modules and parameters would allow us to successfully handle multiple simulators with (slightly) different performance sensitivities.
High-speed diagnosis. To minimize the overhead of utilizing diagnoses, we construct assemblybased microbenchmarks to diagnose the modules. The microbenchmarks are designed to run for short so that the overhead is negligible. The users may frequently utilize DiagSim (e.g., for every simulator modification) to ensure that they are performing healthy simulations. The microbenchmarks mainly use IPC patterns to report the diagnosis results (Section 4 discusses the examples). We decide to use IPC because it is a commonly used performance statistics with a straightforward definition, and thus is less error-prone. Utilizing other statistics (e.g., miss rates) is possible but it would require an additional inspection of the related modules and the statistics themselves; we therefore do not consider this option in the article.
Diagnosis dependency map.
For systematic validation of the modules, we propose a diagnosis dependency map. Often, the diagnosis for a specific module requires the integrity of the other modules. Instead of trying to break such inter-module dependencies and make atomic diagnoses, we propose a dependency map and suggest to check the related modules in a hierarchical way so that a module can be examined without (the other modules') integrity concerns. Note that such a thorough diagnosis is feasible because each diagnosis has negligible overhead thanks to our design.
DIAGSIM DETAILS
In this section, we describe DiagSim in detail. We first introduce the overview of the diagnosis process and discuss the details of each step. We also provide the implementation details to discuss practical challenges. Figure 6 illustrates the overall steps to utilize DiagSim. First, we examine the diagnosis dependency map, which is a graph indicating the relationship between diagnoses. For example, the A→D dependency tells that diagnosis A should pass (i.e., confirm the correctness of a module/parameter) for diagnosis D to be functional, because diagnosis D is built assuming that diagnosis A will pass (i.e., the module/parameter to be correct). In other words, the dependency map informs us which diagnoses should run first. When testing all modules and parameters, we run all the diagnoses starting from the lowest level in the dependency map (i.e., start with the ones without dependency requirements). In case we diagnose only a specific module, we extract the subgraph from the dependency map and run only the related diagnoses. In our example (Figure 6 ), to run diagnosis F, we only need to run diagnoses A, B, C, D, and E.
Overview of The Process
In DiagSim, running a diagnosis is to sweep a range of potential parameter values with an assembly-based microbenchmark. As illustrated in Figure 6 , our approach observes the IPC pattern of the microbenchmark results to detect what the parameter's actual value is. Section 4.2 further describes how the microbenchmarks are designed and the patterns can be interpreted. Note that each microbenchmark run is very short so that testing a wide range of values does not incur large overhead.
From diagnosis results, we check whether the target module/parameter matches the expected behavior. If there is a discrepancy between the expected value and the detected value, assuming all the lower level diagnoses passed, there are hidden modeling details or bugs to deal with. The user may further investigate the module to modify the behavior, or simply adjust the simulator configurations to offset the discrepancies (if possible). We now introduce two practical issues in running the diagnosis (Figure 7) . First, the diagnosis may not exist for some modules either due to a user's choice (i.e., decide not to implement) or the simplicity of the module (i.e., it is better to validate with source code investigation or documentation). We have two options for such cases. First, we may manually inspect the module to guarantee the correctness; this is the recommended option. Second, we may decide to assume its correctness and move on to higher level diagnoses. If a higher level diagnosis fails in this scenario, instead of suspecting the module related to the failed diagnosis, we should first inspect the skipped modules and validate their correctness.
The second issue is a cyclic diagnosis dependency which makes the hierarchy ambiguous. For this case, we recommend to manually investigate any (but preferably the simplest) module in the loop to break the cycle.
Generic Per-category Diagnosis Ideas
To efficiently construct the diagnoses, DiagSim classifies the modules and proposes a generic approach for each category. Table 1 and 2 show the modules and parameters we consider and how they are categorized. We observe that six categories-buffer type I, buffer type II, latency, width, feature/behavior, and condition-successfully cover the modules. We believe that they embrace currently uncovered modules as well. The following paragraphs elaborate the diagnosis idea for each category. Note that we also provide example codes for each category in Appendix A. Buffer type I. Buffers are one of the most common structures in a processor. The first type of buffers are semi-sequential buffers such as issue queue, reorder buffer, load store queue, and register file. We use the term semi-sequential because these buffers tend to fill and drain a sequential stream of data. In other words, they are similar to queue but sometimes allow out of order insertion and removal. Figure 8 shows how the size of this type of buffers can be examined. Basically, we put buffer-filling operations in between two long-latency operations (e.g., LLC miss), and observe the performance sensitivity against the number of buffer-filling operations. If the buffer does not contain both the long-latency operations, reducing the buffer-filling operations simply drops the performance because the portion of long-latency operation becomes higher in the instruction stream. However, as two long-latency operations begin to fit in the buffer, the performance drop reduces because the long-latency operations now execute concurrently and (partially) overlap. In other words, the refraction (or discontinuous) point of the IPC-buffer-fill operation count plot shows the buffer size. Table 1 describes what should be the buffer-filling operation for different modules.
Buffer type II. The second type of buffers are key-value-like storages. Cache and main memory, miss handling state registers (MSHR), branch target buffer (BTB), return address stack (RAS), branch history buffer, and many others belong to this category. These buffers simply return the previously stored data for a given key (e.g., address, hash value, location determined by a logic).
To examine these buffers, we investigate the performance sensitivity against the working set (i.e., actively accessed region) size. As shown in Figure 9 , the performance stays stable if the working set fits in the buffer, but starts to change if we access outside the buffer; usually, the performance degrades because such an access is considered a miss. We leverage this nature to identify the size, associativity, and boundaries (e.g., bank, channel, transfer granularity) of various buffers. The key idea is to gradually change the working set size (or pattern, for associativity and boundary diagnosis) and observe the point where the performance changes (i.e., the boundary crossing happens). Figure 9 shows an example for the size. Table 1 summarizes which operations are used to form the working set for different buffers.
Latency. Figure 10 shows the method to test the operation latency of modules. We form a chain of dependent instructions where the instruction has the target operation latency. Since this chain becomes the critical path and determines the overall pipeline flow rate, we can deduce the operation latency from the performance.
Assuming an ideal case, we may form the chain using only the target operations (Figure 10, left) . In this case, the cycles per instruction (CPI) equals to the operation latency. In practice, we often need auxiliary operations (e.g., conditionals to terminate the diagnosis; Figure 10 , right). Assuming that the target operation has a long latency and therefore becomes the bottleneck of the pipeline flow, we can deduce that a group of operations (i.e., a set of target and auxiliary operations) retires every target operation latency. The latency is therefore the cycles per instructions multiplied by the group size.
Width. To measure the width of a module, we leverage the correlation between the performance and width utilization. Figure 11 visualizes the testing method. We flow groups of instructions through the pipeline to occupy the width as we wish. We control the dependencies between the instructions so that the instructions in a group execute concurrently but different groups do not run together. We detect the width by changing the group size (i.e., number of instructions in a group) and observing the corresponding performance. The maximum performance appears if the group size matches the width, because it maximizes the utilization. Further increasing the group size initially decreases the performance because the width utilization drops, but the performance reaches the maximum point again if the group size becomes multiples of the width.
Note that by setting an instruction to a specific type, we can measure other (band)widths as well. For example, by setting the instructions to always access DRAM (i.e., LLC miss), we can measure effective DRAM access throughput and hence the bandwidth (limited by LLC's MSHR or DRAM bandwidth). Section 5.4 explains the implication of the word effective in detail.
Feature/Behavior. Testing the feature or behavior of a module requires familiarity with the module's operation logic. The basic idea is to generate two instruction patterns-one that triggers the module logic and the other that does not trigger the logic-and observe whether there is a significant performance difference. If the module has the feature or behavior, the performance difference would be large. Otherwise, the two patterns would have negligible performance difference (i.e., we should design the patterns in this way).
For example, prefetcher diagnosis consists of memory access patterns such as random access and N-byte stride access. As random access keeps the confidence counter of any prefetchers low, we obtain almost identical IPC values regardless of what prefetcher (and even no prefetcher) is used. On the other hand, with N-byte stride patterns, any prefetchers yield significantly better IPC values than before, while the no-prefetcher case is unchanged. We can further differentiate various prefetchers by testing more complex memory access patterns.
As seen in the example, this category requires manual effort to implement the diagnosis case by case. However, we provide a few templates which can test popular features and behaviors such as branch prediction, cache replacement policy, and prefetcher. The users may expand these diagnoses to cover a wider set of behaviors. Conditions. This category is a collection of artificial diagnoses which we define to tidy up the hierarchical/systematic diagnosis process. We observe that many diagnoses assume the correctness of simple architectural conditions (e.g., able to create LLC miss) to function correctly. To make the whole diagnosis process systematic, we consider these simple conditions as diagnoses and include them in the dependency map. It allows us to explain all the prerequisites using a single dependency map to keep the overall process clear and concise. We note that many of the diagnoses in this category are special conditions of the existing diagnoses or simple fact checks, and thus can be handled with negligible overheads (even without actual microbenchmarks to verify them).
Diagnosis Dependency Map
The diagnosis ideas proposed in the previous section in fact assume the integrity of the other modules to correctly operate, because they utilize their parameter values and behaviors to trigger certain operations. For example, to utilize LLC miss events as we wish, we should know the exact LLC capacity to trigger a miss at the right point. We therefore construct a diagnosis dependency map to thoroughly track such requirements and ensure a diagnosis does not fail due to external factors (i.e., other than the diagnosis itself). Table 3 shows the dependency map for DiagSim. For the 56 diagnoses, we mark which other diagnoses must pass (i.e., ensure the correctness of a module/parameter) to guarantee the functionality of the diagnosis. A diagnosis usually depends on another module/parameter (and the diagnosis which validates it) if it uses the characteristics of the module/parameter to trigger specific events (e.g., LLC miss) or it is tightly coupled to the module/parameter itself (e.g., cache associativity and capacity). Note that the table specifies only the direct dependency between two diagnoses. To reveal all the dependencies related to a diagnosis, we should track it until we reach a diagnosis that depends on no others (i.e., leaf nodes in the graph), or we re-visit a diagnosis (i.e., forming a loop). For example, the cache replacement policy diagnosis (#48) has two direct dependencies (#11 and #56), which lead to further dependencies (#21, #55). We note that the maximum depth of the dependency is not very large (#49→#1→#52→#14→#11→#55→#30→#56→#21 in the current implementation) and the overall diagnosis overhead is manageable.
DiagSim Execution Overhead
In this section, we analyze the overhead of running the diagnoses. Figure 12 illustrates a typical DiagSim execution overhead. First, we assume running N ≈ 10 2 diagnoses, which is about twice as many as the current diagnoses (Table 1) . We make a conservative estimation as simulators are continuously adding modules to cover newer architectures, and the number of diagnoses to cover the modules would grow accordingly. Next, for each diagnosis, we have a loop of M ≈ 10 2 instructions. As illustrated in Section 4.2, our diagnoses consist of relatively simple operations and therefore can be represented with few dozens of instructions. We then run the loop Q ≈ 10 3 times to achieve the steady-state behavior. We empirically confirm that 1000-iteration is sufficient and set it as the hard limit. To sweep the parameter space, we would run such a diagnosis for P ≈ 10 different values. To minimize the number of values to test, we first sweep a wide range with coarser intervals and focus on a narrower range with finer-grain values.
Putting the numbers together, we execute total N × M × P × Q = 10 8 instructions to run all the diagnoses; running a specific diagnosis would reduce the overhead by an order. Running all diagnoses would take about 10 3 seconds (i.e., <1 hour) on a cycle-level simulator with 100 KIPS (i.e., 10 5 instructions per second) speed. In addition, we may further boost the whole process by running the independent diagnoses in parallel; the overhead would decrease to several minutes in this case. We emphasize that the diagnosis overhead is much more affordable compared to the performance evaluation simulations running billions of instructions.
Implementation Efforts
In this section, we introduce our efforts to realize the diagnosis ideas proposed in the previous sections. Currently, we implement DiagSim as x86-64 ISA assembly-based microbenchmarks. Appendix A illustrates example microbenchmark codes. Porting DiagSim to the other ISAs should be straightforward since we provide generic insights behind the diagnosis designs (Section 4.2) as well as the following implementation efforts.
First, we extensively leverage nop to generate various patterns. nops allow us to align instructions to specific addresses, just as compilers. It also occupies pipeline (i.e., ROB) without dependencies and register consumptions. We may therefore insert an arbitrary amount of padding between the instructions of interest. For architectures crushing nop at issue stage, we may use equivalents (e.g., or %reg1, %reg1).
Second, we frequently use long-latency instructions to generate back-pressure to the pipeline. The most reliable way is to incur LLC misses; this is why many of the diagnoses depend on cacherelated diagnoses. We generate an LLC miss using a series of three instructions: lea (i.e., load effective address), and, and mov. While simple random accesses may suffice, we decide to access a buffer larger than the LLC capacity to ensure that we always incur an LLC miss. The lea and and set up the address to access and mov triggers the LLC miss. The address calculation ensures that we perform the accesses within a given address range (otherwise, it would cause a segmentation fault). In addition, if access randomization is required, we put mul before the lea to implement linear congruential generator [27] and generate pseudo-random access sequences.
Third, we make a diagnosis binary for each parameter value to test, rather than taking the parameter value as an argument to the assembly program (i.e., diagnosis). In other words, if there are 10 parameters to test, we generate and run 10 different binaries. This allows us to eliminate unnecessary setup codes which can introduce noises to the IPC behaviors of the diagnoses.
Lastly, we make sure to measure the steady-state behavior by repeating the same diagnosis multiple times. This eventually introduces a loop (i.e., jmp instruction). For example, consider ROB size diagnosis which constitutes a loop of LLC misses followed by many nops and finally jmp. If we decrease the number of nops from a large number, at a certain point the ROB starts to capture two LLC misses (Figure 8 ). Due to instructions other than nops, the number of nops is not the ROB size; we need to offset the number of auxiliary instructions such as lea, and, mov, and jmp.
Adding a New Diagnosis
Although DiagSim covers major performance-critical modules and parameters, users may need to implement their own diagnoses to ensure the correctness of new/customized modules and parameters. This section describes the general steps to implement a new diagnosis.
First, users identify which category the diagnosis belongs to. If the diagnosis validates a behavior/feature, it is classified as the behavior/feature category. Otherwise, the diagnosis should be validating the module's parameter values. Depending on the type of the parameter (e.g., latency, Table 4 . Baseline Architecture Configuration capacity, width), the diagnosis can be classified accordingly. Lastly, the buffer type (if the diagnosis is about a buffer) can be distinguished by the module's operation logic; ROB-like semi-sequential buffers fall into type I and key-value-like buffers fall into type II, as discussed in Section 4.2.
Second, users implement the diagnosis based on the category's generic ideas. We stongly recommend to modify the existing diagnoses of the same category to ease the task.
Lastly, users update the dependency map to incorporate the new diagnosis. Dependencies appear if a module's diagnosis assumes and leverages the correctness of the other modules. Some dependencies are obvious (e.g., to utilize LLC miss behavior, we should know the correct LLC capacity to generate misses), while some others are not (e.g., cache hierarchy). To avoid omitting these dependencies, we can perform sensitivity tests on a new diagnosis. For example, if changing the parameter of module B affects module A's diagnosis outcomes, we would know that module A's diagnosis depends on module B's.
EVALUATION 5.1 Experimental Setup
We use three popular open source x86 ISA cycle-level full-system simulators to evaluate DiagSim. Table 4 describes the baseline architecture configuration.
We perform three case studies to show the effectiveness of DiagSim. First, we perform basic diagnosis for the three simulators modeling the baseline architecture. We aim to identify any discrepancies between the specified architecture configuration and the actual architecture behavior. Second, we modify the simulators to account for hidden factors and eliminate the discrepancies detected in the first step, and show the corresponding performance impact. Third, we change the baseline architecture and run DiagSim again to check whether there are extra hidden factors that were not accounted for in the first step.
Throughout the case studies, we use SPEC CPU 2006 workloads to consider a wide range of application behaviors. We present all the workloads that run on each simulator. We use SimPoint to select and simulate representative 100M instructions for each workload. Note that there are some workloads that are not presented for all three simulators, because they fail during checkpointing or simulation phases.
Case Study I: Basic Diagnosis
In this step, we run DiagSim for the three simulators modeling the baseline architecture. To detect all possible discrepancies, we run all the diagnoses following the dependency map.
First, we illustrate the importance of diagnosis following the dependency map. Figure 13 illustrates an example of detecting gem5's int register file size. Using the diagnosis, we sweep the range around the expected parameter value (128) and observe the IPC pattern to detect the actual value. Typically, the deflection point tells what the detected value is (detailed IPC behaviors to observe are described in Table 1 and 2). Figure 13 (a) shows that we get clear and accurate diagnosis results (92) by faithfully following the dependency map. In this case, the prerequisite was to check the LLC capacity to correctly generate long-latency LLC misses. In Figure 13 (b), we ignore the LLC capacity diagnosis and naively perform long distance memory accesses, expecting to get LLC misses. This time, the diagnosis results are not clear because we generate a mix of long/short latency operations and the int register diagnosis' functionality breaks. Note that through this example, we successfully detect that gem5 has smaller int register count (92) than expected (128). Figure 14 shows the simulator diagnosis results illustrated as dependency graphs. For brevity, we show only the modules with discrepancy and the lower-level diagnoses required to test the modules. We observe that many of the modules behave differently from the expectations. For the cases where a lower level diagnosis shows discrepancies, we first modify the module to assure the expected behavior before moving on to the higher levels. This allows us to significantly reduce the diagnosis overhead. For example, if there were no such systematic orders, we would have run diagnosis #35 first and make adjustments to resolve the discrepancies, only to find that the other modules (diagnoses #31 and #32) affect diagnosis #35 and the previous adjustment was in fact incomplete. Table 5 summarizes the discrepancies of the three simulators. We further investigate the simulators to identify the root causes as follows. gem5. The physical register file is smaller than expected because the general and flag registers occupy a portion in the register file. BTB size is also different from the expectation due to alignment Fig. 14 . Using dependency map to systematically diagnose simulators. We show only the diagnoses related to performance discrepancies. Table 5 . Discrepancies Between the Baseline Design and Actual Behavior issues; the entries have the low 2-bits of the addresses truncated and allow four different branch PCs to land on one entry (i.e., similar to 4-way set associative cache). The load-to-use latency of L2 data cache and DRAM are much higher than expected because there are hidden models related to message responses and evictions. 2 The fetch width is smaller due to the implicit skid buffer modeling. 3
MARSSx86. The ROB size is smaller because the circular queue implementation loses one entry. The integer add and multiply latencies are higher because the back-to-back wakeup mechanism has an additional latency due to implementation issues. The memory latencies are higher due to hidden modeling factors similar to gem5.
Multi2Sim.
The register file is smaller than expected because architectural registers are counted within the physical registers. The memory latencies are higher due to the similar reasons to the other two simulators. In addition, we observe that certain logics to check dependency conditions are not rigorous (i.e., macro-op commit, load-store address disambiguation, BTB entry update), yielding higher performance than expected.
Fortunately, we find that the discrepancies are generally straightforward to fix. We (1) modify the architecture configuration file to create offsets and match the expected parameters, (2) parameters in the source code to match the expected parameters, and (3) fix the logic in the source code to enforce expected behaviors. Note that without the help from DiagSim, it would have been challenging to detect and account for these small but performance-critical details.
Case Study II: Performance Impact of Accounting for the Hidden Factors
We now describe how the performance changes after addressing the issues diagnosed in Section 5.2. For each simulator, we eliminate the discrepancies and compare the new performance with the unmodified simulators' performance. Figure 15 shows the performance change from fixing a single discrepancy (bars) and all the discrepancies (dashed line). We find that all three simulators have noticeable performance changes after all corrections, and eliminating a single discrepancy is not enough to reach the true performance. This emphasizes that to achieve the best possible results, we should employ DiagSim to thoroughly check and resolve all the discrepancies. 
Case Study III: Diagnosis Upon Architecture Modifications
Lastly, we demonstrate how DiagSim always ensures healthy simulations for various architectural changes. In this scenario, we first address all the discrepancies detected in Section 5.2. We then change the architecture by modifying the module parameters, and run DiagSim again to ensure the correctness.
Surprisingly, we discover that extra hidden factors and issues start to appear as we modify the architecture. Figure 16 explains why such factors may exist. In the example, we observe that an int register file's size can be measured up to the ROB size, because it is impossible to utilize the register file past that size. Note that this is a normal and intended behavior as DiagSim detects the effective/actual parameter value. Therefore, if ROB size is maintained small, we would ignore the potential issues in int register file size as we cannot test the value larger than the ROB size (but consider it normal). For example, even if there is a hard-coded limit of 128 in the int register file size, it would remain hidden until we explore designs with ROB size and register file size >128. We now introduce such extra factors discovered for each simulator.
gem5. We notice that gem5 has a fixed limit in the writeback bandwidth. We find this issue upon increasing the MSHR size from 2 (default) to 10. For the baseline, the writeback bandwidth is (relatively) large enough so that it does not appear in the diagnosis. Increasing the bandwidth to match the MSHR size effectively improved the overall performance, as illustrated in Figure 17 .
MARSSx86.
We increase the pipeline width and functional unit counts to model a powerful core design (default: 4-way execution; new: 8-way execution). Strangely, we observe only 1.5% improvement in the performance (for SPEC). Running DiagSim reveals that the effective pipeline width is still 4, so we further investigate the execution stage. We eventually find out that the maximum pipeline width and functional unit counts are hard-coded. Fixing this issue improved the average IPC gain from 1.5% to 8.4%.
Multi2Sim
. Multi2Sim has issues with load-store address dependency resolution (discussed in Section 5.2). We therefore fix the resolution logic to correctly enforce all the dependencies; this results in 22.9% degradation in performance. Without DiagSim, we would naively believe that such a performance degradation is normal as we have added more restrictions. However, running DiagSim again reveals that we actually enforced too strict dependency checks and the performance is underestimated. Relaxing this incorrectly enforced condition alleviated the performance degradation from 22.9% to 13.2%.
As shown in the examples, DiagSim allows us to constantly enforce healthy simulation for various architecture configurations. It detects previously hidden modeling issues as well as newly introduced user-induced errors (e.g., Multi2Sim). We therefore recommend to run DiagSim for every architecture modification.
DISCUSSION
Expansion to new modules. In this article, we focus on the modules which have first-order performance impacts (discussed in Section 3.2). We open source DiagSim so that the simulator user community may expand the diagnoses to cover new modules, following the steps in Section 4.6. Although implementing new diagnoses would require extra efforts, the developers of the new modules are the best people to understand the details and develop accurate diagnoses (i.e., diagnosis development would be much more difficult for ordinary users). It would ensure the future users of the module to easily verify the correctness of simulations.
Interpreting the DiagSim results. DiagSim requires manual efforts to observe the IPC trend, find the deflection points, and determine the detected value. We believe that this procedure can be automated with the help of a machine-learning technique in most cases. For ambiguous patterns, we can request a manual user inspection.
Expansion to other architectures. We develop DiagSim focusing on out-of-order architectures because the timing model of in-order processor is simpler and thus less subject to the modeling errors than out-of-order processors. However, it is possible for DiagSim to support in-order (or other) microarchitecture with some effort.
As in-order architectures (e.g., low-power processors, GPU cores) have generally different performance dynamics compared to the out-of-order architectures, we suggest to provide an independent diagnoses rather than configuring and reusing the existing diagnoses. For example, inorder processor diagnoses do not need to model out-of-order issue logics (e.g., register renaming, IQ, LSQ, complex ROB) and the list of diagnoses will be reduced. In addition, as the performance of in-order architectures are largely determined by individual instruction latencies (compared to out-of-order which more freely overlap latencies), modeling each diagnosis would be more straightforward.
As our next work, we are further developing DiagSim to handle various heterogeneous core architectures consisting of out-of-order and in-order processors.
Simulator modification affecting DiagSim. We emphasize that major modifications to a simulator such as introducing a new module may affect diagnoses themselves, but DiagSim would correctly detect such changes and inform the users. For example, if a new module significantly affects the existing diagnoses (e.g., new D$ prefetcher interrupting cache related diagnoses), the dependency map will detect such events (e.g., prefetcher diagnoses) and tell which diagnoses (e.g., D$ related) get affected to inform the users. In our case, after detecting such effects, we added address randomization to D$ diagnoses to ensure a prefetcher does not affect the results.
Expansion to multicores. Currently, DiagSim targets a single core design (including a single core in a multicore processor) because we find enough performance discrepancies. We are expanding our work to cover multicore designs as well. Specifically, we are working on the coherency protocols and synchronization issues (e.g., atomic instructions), as they have large performance impact in general.
DiagSim for real machines. Theoretically, it is possible to run DiagSim for a real hardware if the hardware supports running bare-metal assembly codes. Nonetheless, we add a caveat that some of the diagnoses would be difficult to run or validate. For example, we must ensure whether the condition diagnoses pass or fail because we cannot manually investigate real hardware to check whether certain properties are met. In addition, we would need high-precision performance counters telling the exact number of instructions and cycles because we rely on IPC patterns to perform diagnoses.
RELATED WORK
Formal verification. Formal verification (FV) builds an abstract mathematical model (finite state machine) of the target system, and mathematically proves that the target system does not fall into erroneous states. Given the model faithfully describes the target system, FV rigorously guarantees no errors. However, building the abstract mathematical model is very complex and hard even for a very small system. Together with the simulation's primary goal, fast evaluation, the applicability of FV is usually constrained within some modules [34] . The examples include Intel's method to verify Pentium 4's floating point units [5] , and Biere et al.'s [6] method to check a set of safety properties of a PowerPC processor. Unlike FV which focuses on formal correctness of a module, our work reveals hidden details and inter-module interactions of simulators in holistic ways.
Coverage-driven verification. Coverage-driven verification (CDV) is an alternative to slow formal verification for detecting real-hardware functional bugs. CDV uses statistical methods to generate test cases. The test cases exercise many different data paths to detect any possible errors. For this reason, CDV requires many simulations but can guarantee nearly error-free designs. As notable examples, Intel applied a variation of this verification approach to the RTL design of a real microprocessor [17] . Benjamin et al. also applied coverage-driven verification to the RTL design of another microprocessor [4] rather than a high level model in architectural simulators. Contrary to CDV, architectural simulators are more concerned with fast delivery of performance results than error-free design. In this regard, simulators favor abstracting out some unnecessary details and are not thoroughly examined to eliminate rare errors. These rare errors normally do not affect the performance statistics of the simulator. However, if the errors affect the timing of usual events, DiagSim can detect it.
Simulator validation/evaluation using (micro)benchmarks. Many prior works use benchmarks or microbenchmarks (synthetic workloads) to validate the simulator against a reference processor model. For example, Gutierrez et al. and Butko et al. [12, 18] evaluated the accuracy of gem5 simulator with SPEC and PARSEC benchmarks to model the existing multi-core systems, and Saidi et al. [31] did a similar analysis on the M5 simulator, but focused on the network workloads. Bose [10] defined possible failure modes on a RISC processor similar to POWER and derived microbenchmarks to cover those failure cases. By comparing the CPI of microbenchmarks on the simulator and the expected CPI, Bose could discover the error of the simulator. Moudgil et al. [24] calibrated the Turandot simulator against the reference model. They used microbenchmarks to tune the simulator until the performance of running SPECInt across the simulator and the reference model becomes very close. Desikan et al. [13] designed a set of microbenchmarks to stress different stages of the pipeline and found the mismatches between a simulator and an Alpha 21264 processor.
These prior works try to validate or calibrate a single simulator model against the reference model. However, we provide architects with a systematic approach to apply generic diagnoses to different simulators and find the hidden details and complex interactions between their components. DiagSim eventually facilitates getting stable results on various simulators.
Recently, Wagstaff et al. [35] proposed a new set of microbenchmarks to mainly evaluate the execution speed of the full-system simulators. This work is orthogonal to ours as we focus on simulator anomalies rather than its execution speed.
Reverse-engineering of the real hardware. A group of synthetic workloads have been proposed to reverse-engineer certain features of a real system [1, 23, 33, 36] . We can adopt their ideas to add more diagnoses to the DiagSim framework. It is not appropriate to use their diagnoses implementations directly, as their diagnoses usually require a large number of instructions to overcome noises. Thanks to the fully controlled simulation environment, we can simplify the implementation to get efficient diagnoses.
Synthetic workloads as the real workload miniatures.
Researchers have proposed a group of synthetic workloads as easy-to-run short programs which exhibit similar characteristics of a target real workload. These real workload miniatures are usually generated by extracting representative patterns of the respective real workload. For example, [3] provides synthetic workloads that mimic SPEC CPU 2000 and STREAM workloads, [26] for big-data workloads, and [15] for SPEC CPU 2006, and ImplantBench. DiagSim also depends on a set of short synthetic workloads. However, DiagSim workloads (diagnoses in our term) have different purposes and they do not require a reference from a real workload. We build diagnoses based on generic per-parameter category ideas (Section 4.2). During diagnosis simulation, we also do not directly use the generated IPC value; instead, we use the IPC trend to detect a specific point that reveals the effective value for the parameter of interest.
Synthetic workloads as stress generators. Several studies have proposed frameworks to generate synthetic workloads to stress certain features of a system [16, 20, 21] . These workloads iteratively stress the system and check the properties such as power consumption, until they reach a maximum value. DiagSim can also adopt the idea of the synthetic workloads that stress a specific module. However, DiagSim does not use the stress generation as a means to determine the maximum value of a performance metric like IPC or power consumption. Instead, DiagSim uses the performance trend to detect the effective value of the parameter of interest in a simulator.
CONCLUSION
In this article, we proposed DiagSim, an efficient and systematic method to diagnose simulators and eliminate behavioral discrepancies. We proposed generic methods to develop diagnoses to make DiagSim highly portable and expandable. We diagnosed three popular open source simulators and reported hidden discrepancies incurring large performance deviations. We demonstrated that DiagSim correctly detects and eliminates the issues to ultimately promote healthy simulations.
